

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
|-----------------|-------------|----------------------|---------------------|------------------|

10/043,208

01/14/2002

Hiroaki Tamura

401532

6157

23548

7590

08/05/2004

LEYDIG VOIT & MAYER, LTD
700 THIRTEENTH ST. NW
SUITE 300
WASHINGTON, DC 20005-3960

EXAMINER

DUNCAN, MARC M

ART UNIT

PAPER NUMBER

2113

DATE MAILED: 08/05/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/043,208

Applicant(s)

TAMURA, HIROAKI

Examiner

Marc M Duncan

Art Unit

2113

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 14 January 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-13 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-3 and 8 is/are rejected.
- 7) ☒ Claim(s) 4-7 and 9-13 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 January 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Status of the Claims

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Jeddeloh.

Claim 8 is rejected under 35 U.S.C. 102(e) as being anticipated by Chen.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh and Brauch et al.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh and Brauch as applied to claim 2, and further in view of Kaiser.

Claims 4-7 and 9-13 are objected to.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Jeddeloh.

Regarding claim 1:

Jeddeloh teaches a first chip having an electrically rewritable nonvolatile memory in col. 2 lines 2-7 and col. 2 line 65-col. 3 line 2.

Jeddeloh teaches a second chip including a memory having therein a redundant circuit in Fig. 1 and col. 2 lines 4-7.

Jeddeloh teaches a substrate on which said first chip and second chip are mounted in Fig. 1 and col. 2 lines 52-62.

Jeddeloh teaches wherein information required for utilizing said redundant circuit in place of a faulty portion in said memory on said second chip is stored in said nonvolatile memory on said first chip, and said redundant circuit is utilized in place of the faulty portion in said memory on said second chip based on the information stored in said nonvolatile memory in col. 2 lines 2-7 and lines 62-65.

Claim 8 is rejected under 35 U.S.C. 102(e) as being anticipated by Chen.

Regarding claim 8:

Chen teaches a first chip having an electrically rewritable nonvolatile memory in col. 2 lines 49-51. The memory status unit table is necessarily a non-volatile memory so that defect information is not lost when power is removed from the chip.

Chen teaches a second chip including a memory in Fig. 3 "301."

Chen teaches a third chip having a redundant circuit in Fig. 3 "302."

Chen teaches and a substrate on which said first chip, said second chip, and said third chip are mounted in Fig. 3, Fig. 4 and col. 2 lines 23-26.

Chen teaches wherein information required for utilizing said redundant circuit on said third chip in place of a faulty portion in said memory on said second chip is stored in said nonvolatile memory on said first chip, and said redundant circuit on said third chip is utilized in place of the faulty portion in said memory on said second chip based

Art Unit: 2113

on the information stored in said nonvolatile memory on said first chip in Fig. 3, col. 1 lines 26-28 and col. 2 line 49-col. 3 line 10.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddelloh in view of Brauch et al.

Regarding claim 2:

The teachings of Jeddelloh are outlined above.

Jeddelloh does not explicitly teach wherein said second chip further comprises a circuit for memory test having a nonvolatile memory, wherein said nonvolatile memory of said second chip stores, a test program for detecting whether or not there is a faulty portion in said memory on said second chip; a repair analysis program for identifying the faulty portion when the test program detects that there is a faulty portion in said memory

Art Unit: 2113

on said second chip, and determining a portion in said redundant circuit that is to be utilized in place of the faulty portion; and a software repair program for writing information required for utilizing the determined portion in said redundant circuit in place of the faulty portion identified by the repair analysis program in said nonvolatile memory on said first chip. Jeddeloh does, however, teach memory chips that have been tested in order to determine faulty locations so that the faulty locations can be replaced by spare locations.

Brauch teaches wherein said second chip further comprises a circuit for memory test having a nonvolatile memory in Fig. 1 "6."

Brauch teaches a test program for detecting whether or not there is a faulty portion in said memory on said second chip in col. 3 lines 23-26. The BIST functional block necessarily includes a control program, equivalent to the test program of the current claims, stored in a non-volatile memory in order to control execution of the test.

Brauch teaches a repair analysis program for identifying the faulty portion when the test program detects that there is a faulty portion in said memory on said second chip, and determining a portion in said redundant circuit that is to be utilized in place of the faulty portion in col. 3 lines 30-39 and lines 42-48.

Brauch teaches and a software repair program for writing information required for utilizing the determined portion in said redundant circuit in place of the faulty portion identified by the repair analysis program in said nonvolatile memory on said first chip in col. 3 lines 42-48. The device builds a failure bitmap, which is the error map stored in the non-volatile memory of Jeddeloh.

It would have been obvious to one of ordinary skill in the art at the time of invention to combine the test circuit of Brauch with the fault relieving means of Jeddeloh.

One of ordinary skill in the art at the time of invention would have been motivated to combine the teachings because Jeddeloh expresses the need to know which of the memory locations are faulty. The BIST circuit of Brauch meets this expressed need of Jeddeloh.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeddeloh and Brauch as applied to claim 2 above, and further in view of Kaiser.

Regarding claim 3:

The teachings of Jeddeloh and Brauch are outlined above.

Jeddeloh and Brauch do not explicitly teach the memory of the test circuit being rewritable. Jeddeloh and Brauch do, however, teach running a test program by a controller in order to test the memory device.

Kaiser teaches a rewritable program memory as part of a memory testing circuit in col. 4 lines 10-12.

It would have been obvious to one of ordinary skill in the art at the time of invention to combine the rewritable memory of Kaiser with the memory of Jeddeloh and Brauch.

One of ordinary skill in the art at the time of invention would have been motivated to combine the teachings because Kaiser teaches that a rewritable memory in a memory tester allows multiple different test programs to be run.

Allowable Subject Matter

Claims 4-7 and 9-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: Prior art was not found that explicitly teaches or fairly suggests a memory test circuit contained on a separate chip on the same substrate as the memory chip as outlined in claims 4 and 11. Prior art was not found that explicitly teaches or fairly suggests stacking the first and second chips as outlined in claim 6. Prior art was not found that explicitly teaches or fairly suggests stacking the first, second and third chips as outlined in claim 13. The objected claims are considered allowable only when taken in combination with all limitations of the base claim and any intervening claims.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The prior art not relied upon contains elements of the instant claims and/or represents a current state of the art.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marc M Duncan whose telephone number is 703-305-4622. The examiner can normally be reached on M-T and TH-F 6:00-4:30.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on 703-305-9713. The fax phone

Art Unit: 2113

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

md


ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100